Logic Design and Verification Using SystemVerilog (Revised)
Product ID: 1523364025
Condition: USED (All books in used condition)
Payflex: Pay in 4 interest-free payments of R629.25. Read the FAQ
Product Description
Condition - Very Good
The item shows wear from consistent use but remains in good condition. It may arrive with damaged packaging or be repackaged.
Logic Design and Verification Using SystemVerilog (Revised)
Technical Specifications
Country
USA
Brand
CREATESPACE
Manufacturer
CreateSpace Independent Publishing Platform
Binding
Paperback
ItemPartNumber
RKC2008181679
UnitCount
1
EANs
9781523364022








