VLSI Physical Design: From Graph Partitioning to Timing Closure

VLSI Physical Design: From Graph Partitioning to Timing Closure

Product ID: 904819590X Condition: USED (All books in used condition)

Payflex: Pay in 4 interest-free payments of R1,463.00. Read the FAQ
R 5,852
includes Duties & VAT
Delivery: 10-20 working days
Ships from USA warehouse.
Secure Transaction
VISA Mastercard payflex ozow

Product Description

Condition - Very Good

The item shows wear from consistent use but remains in good condition. It may arrive with damaged packaging or be repackaged.

VLSI Physical Design: From Graph Partitioning to Timing Closure

Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact.

 

"VLSI Physical Design: From Graph Partitioning to Timing Closure"

introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.

Technical Specifications

Country
USA
Brand
Springer
Manufacturer
Springer
Binding
Hardcover
ItemPartNumber
11545908
Model
11545908
UnitCount
1
EANs
9789048195909